Re: formalno
U VHDL-u postoji nesto sto se bas zove generic. Pogledaj malo dokumentaciju.
On 12/5/06, Emil Varga <emvar.lime@gmail.com> wrote:
On 12/5/06, Emil Varga <emvar.lime@gmail.com> wrote:
Da i ja nesto upitam. Kad se kaze GENERICKI parametar, misli se da je to
konstanta koja se moze menjati pre kompajliranja a ne u toku run-timea
zar ne?
Pozdrav,
Emil
-----------------------------------------------------------------
unsubscribe:
minimalist@rti.etf.bg.ac.yu?subject=unsubscribe%20vlsi-nastava
-----------------------------------------------------------------
- Follow-Ups:
- Re: formalno
- From: Stojan Cveticanin <calecvetic@yahoo.com>
- Re: formalno
- References:
Previous by date: Praktikum iz Active-HDL i Sinplicity
Next by date: Re: crack
Previous by thread: formalno Next by thread: Re: formalno
Previous by thread: formalno Next by thread: Re: formalno